Istomer No. 20350 SEND and TOWNSEND and CREW LLP Attorney Docket No. 000939-073600US Embarcadero Center, 8th Floor rancisco, California 94111-3834 **97**1-4000 "Express Mail" Label No. <u>EK026672074US</u> SSIGIANT COMMISSIONER FOR PATENTS Date of Deposit: November 2, 1999 REISSUE PATENT APPLICATION I hereby certify that this Reissue Application Transmittal and the U. S. Patent and Trademark Office documents referred to as enclosed therein are being deposited with Washington, D.C. 20231 the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above, Sir: addressed to: Transmitted herewith for filing under 37 CFR 1.53(b) is the [X] Patent application for Reissue of U. S. Utility Patent Box Reissue Patent Application No. 5,683,938, Issued on Nov. 4, 1997 Assistant Commissioner for Patents] continuation patent application of U. S. Patent and Trademark Office divisional patent application of Washington, DaC. 20231 [] continuation-in-part patent application of Sara B. McPeak Inventor(s)/Applicant Identifier: Sang Young Kim, 139-26 An Am-Dong Sung buk-Gu, Seoul Korea; Yung Wook Song, 306-504, Hyundai APT., Gwang Jang Dong, Sung Dong Gu, Seoul, Korea; and Hun Do Kim, 21-34 Gu wi-Dong, Sung Dong -Gu, Seoul, Korea. For: METHOD FOR FILLING CONTACT HOLES WITH METAL BY TWO-STEP DEPOSITION This application claims priority from each of the following Application Nos./filing dates: Korean Patent Application No. 91-18500, filed October 21, 1991 and U. S. Patent Application No. 07/964,362, filed October 21, 1992 and now abandoned. the disclosure(s) of which is (are) incorporated by reference. Please amend this application by adding the following before the first sentence: "This application is a [] continuation [] continuation-in-part of and claims the benefit of U.S. Application No. 60/_____, filed _____, the disclosure of which is incorporated by reference." m Enclosed are: **X**] A copy of the original printed Patent No. 5,683,938, issued Nov. 4, 1997, is attached. Reissue Patent Application consisting of: \mathbf{X} page cover sheet page(s) intro/abstract X sheet(s) of [X] formal [] informal drawing(s). page(s) original specification and claims as issued pages of new claims A[X] signed [] unsigned Declaration & Power of Attorney A [] signed [] unsigned Declaration. A Power of Attorney by Assignee with Certificate Under 37 CFR Section 3.73(b). A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27 [] is enclosed [] was filed in the prior application and small entity status is still proper and desired. A certified copy of a application. Information Disclosure Statement under 37 CFR 1.97.

(Col.	1)	(Co	1. 2)
NO. FILED		NO. EXTRA	
88	- 20	=	*68
20	- 2	=	*18
	NO.	88 - 20	NO. FILED NO.

A petition to extend time to respond in the parent application.

Executed Assent of Assignee and Offer to Surrender Patent

Notification of change of [] power of attorney [] correspondence address filed in prior application.

* If the difference in Col. 1 is less than 0, enter "0" in Col. 2.

SMALL ENTI	TY	
RATE	FEE	OR
	\$380.00	OR
x \$9.00 =		OR
x \$39.00 =		OR
+ \$130.00 =		OR
TOTAL		OR

OTHER THAN SMALL ENTITY

SMALL ENTILL		
RATE	FEE	
	\$760.00	
x \$18.00 =	\$1,224.00	
x \$78.00 =	\$1,404.00	
+ \$260.00 =		
TOTAL	\$3,388.00	

Please charge Deposit	Account No. 20-1430 as follows:	
[X] Fil	ing fee	\$ \$3,388.00
[X] An	y additional fees associated with this	s paper or during the pendency of this application.
	e issue fee set in 37 CFR 1.18 at or b	efore mailing of the Notice of Allowance, pursuant to 37 CFR
[] A check for <u>2</u> extra copies	\$ is enclosed. of this sheet are enclosed.	Respectfully submitted, TOWNSEND and TOWNSEND and CREW LLP
m 1 1	Post To	Fort Far
Telephone: (303) 571-4000	Facsimile: (303) 571-4321	Roger T. Barrett Reg. No.: 41,599
		Attorneys for Applicant

DE 7006954 v1

Customer No. 20350 000939-073600US TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor Attorney Docket No. San Francisco, California 94111-3834 (303) 571-4000 "Express Mail" Label No. ___EK026672074US ASSISTANT COMMISSIONER FOR PATENTS Date of Deposit: November 2, 1999 BOX REISSUE PATENT APPLICATION I hereby certify that this Reissue Application Transmittal and the U. S. Patent and Trademark Office documents referred to as enclosed therein are being deposited with Washington, D.C. 20231 the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above, addressed to: Sir: Transmitted herewith for filing under 37 CFR 1.53(b) is the Box Reissue Patent Application [X] Patent application for Reissue of U. S. Utility Patent No. 5,683,938, Issued on Nov. 4, 1997 Assistant Commissioner for Patents [] continuation patent application of U. S. Patent and Trademark Office divisional patent application of Washington, D.C. 20231 continuation-in-part patent application of Inventor(s)/Applicant Identifier: Sang Young Kim, 139-26 An Am-Dong Sung buk-Gu, Seoul Korea; Yung Wook Song, 306-504, Hyundai APT., Gwang Jang Dong, Sung Dong Gu, Seoul, Korea; and Hun Do Kim, 21-34 Gu wi-Dong, Sung Dong -Gu, Seoul, Korea. For: METHOD FOR FILLING CONTACT HOLES WITH METAL BY TWO-STEP DEPOSITION [X] This application claims priority from each of the following Application Nos./filing dates: Korean Patent Application No. 91-18500, filed October 21, 1991 and U. S. Patent Application No. 07/964,362, filed October 21, 1992 and now abandoned. the disclosure(s) of which is (are) incorporated by reference. Please amend this application by adding the following before the first sentence: "This application is a [] continuation [continuation-in-part of and claims the benefit of U.S. Application No. 60/_____, filed _____, the disclosure of which is incorporated by reference." Enclosed are: A copy of the original printed Patent No. 5,683,938, issued Nov. 4, 1997, is attached. Reissue Patent Application consisting of: =[X]page cover sheet page(s) intro/abstract $\mathbb{I}[X]$ sheet(s) of [X] formal [] informal drawing(s). page(s) original specification and claims as issued ₫[xj pages of new claims A[X] signed [] unsigned Declaration & Power of Attorney 重[X] A [] signed [] unsigned Declaration. A Power of Attorney by Assignee with Certificate Under 37 CFR Section 3.73(b). A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27 [] is enclosed [] was filed in the prior application and small entity status is still proper and desired. A certified copy of a application. Information Disclosure Statement under 37 CFR 1.97. A petition to extend time to respond in the parent application. Notification of change of [] power of attorney [] correspondence address filed in prior application. Executed Assent of Assignee and Offer to Surrender Patent OTHER THAN (Col. 1) SMALL ENTITY SMALL ENTITY (Col. 2) NO. FILED FOR: NO. EXTRA FEE RATE OR RATE FEE BASIC FEE \$380.00 OR \$760.00 TOTAL 88 - 20 *68 x \$9.00 =OR x \$18.00 =\$1,224.00 **CLAIMS** INDEP. -2 *18 x \$39.00 =x \$78.00 =\$1,404.00 OR **CLAIMS** I 1 MULTIPLE DEPENDENT CLAIM PRESENTED + \$260.00 = + \$130.00 = OR

TOTAL

TOTAL

\$3,388.00

OR

If the difference in Col. 1 is less than 0, enter "0" in

Col. 2.

Please charge Dep	osit Account No. 20-1430 as follows:	
[X]	Filing fee	\$ \$3,388.00
[X]	Any additional fees associated with th	is paper or during the pendency of this application.
֓֞֞֞֞֜֞֞֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓		before mailing of the Notice of Allowance, pursuant to 37 CFR
	for \$ is enclosed. pies of this sheet are enclosed.	Respectfully submitted, TOWNSEND and TOWNSEND and CREW LLP
Telephone: (303) 571-4000	Facsimile: (303) 571-4321	Roger T. Barrett Reg. No.: 41,599 Attorneys for Applicant

DE 7006954 v1

Express Mail Label No	EK026672074US
Date of Deposit:	November 2, 1999
I hereby certify that this co	prespondence is being deposited with the United
States Postal Service "Exp	ress Mail Post Office to Addressee" service
under 37 CFR §1.10 addre	ssed to:
Assistant Commissioner fo	or Patents
U. S. Patent and Trademar	k Office
Washington, D.C. 20231	
On N	ovember 2, 1999
TOWNSEND and TOWN	SEND and CREW LLP
By: Jara L	3. Halak
Sara B. McPeak	,

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Re-Issue Application of:

Sang Young Kim, et al.

U. S. Patent No. 5,683,938

Filed: November 2, 1999

For: METHOD FOR FILLING CONTACT HOLES WITH METAL BY TWO-STEP DEPOSITION ASSENT OF ASSIGNEE AND OFFER TO SURRENDER PATENT

Attorney Docket No.:000939-008700US

Assistant Commissioner for Patents U. S. Patent and Trademark Office Washington, D.C. 20231

Sir:

Hyundai Electronics Industries, Co., Ltd., assignee of U. S. Patent No. 5,683,938 (recorded at Reel <u>6292</u>, Frame <u>0064</u>), assents to the above-identified application for reissue of said patent.

Attorney Docket No. 000939-008700US U. S. Patent No. 5,683,938 Page 2

Hyundai Electronics Industries, Co., Ltd., hereby offers to surrender U. S. Patent No. 5,683,938.

Hyundai Electronics Industries, Co., Ltd.

Date: October 29, 1999

Name:

Title:

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor San Francisco, California 94111-3834

Tel: (303) 571-4000 Fax: (303) 571-4321

RTB:sbm DE 7006488 v1

PATENT APPLICATION FOR REISSUE OF U. S. UTILITY PATENT NO. 5,683,938 ISSUED ON NOVEMBER 4, 1997

Title:

METHOD FOR FILLING CONTACT HOLES WITH METAL BY

TWO-STEP DEPOSITION

Inventor(s):

Sang Young Kim, a citizen of Korea, residing at

139-26 An Am-Dong Sung buk-Gu

Seoul, Korea

Yung Wook Song, a citizen of Korea, residing at

306-504, Hyundai APT., Gwang Jang Dong, Sung Dong Gu

Seoul, Korea

Hun Do Kim, a citizen of Korea, residing at

21-34 Gu wi-Dong, Sung Dong-Gu

Seoul, Korea

I hereby certify that this Reissue Application is being deposited with the United States Postal Service "Express Mail Post Office to Addressee", Express Mail Label No. EK026672074US, to Assistant Commissioner for Patents, U. S. Patent and Trademark Office, Washington, D.C. 20231, on November 2, 1999.

Sara B. McPeak

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor San Francisco, California 94111-3834

Tel: 303-571-4000

United States Patent [19]

Kim	et al.
[54]	METHOD FOR FILLING CONTACT HOLES WITH METAL BY TWO-STEP DEPOSITION
[75]	Inventors: Sang Young Kim; Yung Wook Song; Hun Do Kim, all of Seoul. Rep. of Korea
[73]	Assignce: Hyundai Electronics Industries Co., Ltd., Kyoung Ki-Do, Rep. of Korea
[21]	Appl. No.: 327,887
[22]	Filed: Oct. 24, 1994
	Related U.S. Application Data
[63]	Continuation of Ser. No. 964,362, Oct. 21, 1992, abandoned.
[30]	Foreign Application Priority Data
Oct	. 21, 1991 [KR] Rep. of Korea
[51]	Int. Cl. ⁶ H01L 21/28 U.S. Cl 437/192; 437/195; 437/981 Field of Search 437/192, 195. 437/189, 190, 981
[56]	References Cited
	U.S. PATENT DOCUMENTS
	4,764,484 8/1988 Mo

US005683938A

[11] Patent Number:

5,683,938

[45] Date of Patent:

Nov. 4, 1997

5,000,818	3/1991	Thomas et al	437/192
5,063,175	11/1991	Broadbent	437/195
5,069,749	12/1991	Gutierrez	437/192
5.071,789	12/1991	Nakata	437/192
5,084,414	1/1992	Manley et al.	437/192
5,100,817		Cederbaum et al.	
5,124,780	6/1992	Sandhu et al	437/192
5,128.278	7/1992	Harada et al.	437/192
5,470,791	11/1995	Suguro et al	437/192
FC	REIGN	PATENT DOCUMENTS	
0165320	12/1981	Japan	437/189
0034929	2/1990	Japan	437/192
2-231714	9/1990	Japan .	

OTHER PUBLICATIONS

S. Wolf, "Silicon Processing For The VLSI Era, vol. 2". Lattice Press, 1990. pp. 201-205.

Primary Examiner—John Niebling
Assistant Examiner—Thomas G. Bilodeau
Attorney, Agent, or Firm—Merchant, Gould. Smith. Edell,
Welter & Schmidt, P.A.

1571

ABSTRACT

Method for filling contact holes with metals by two-step deposition of selective tungsten layer is disclosed. The selective tungsten thin films are deposited in two steps, thus maximizing the contact filling with tungsten, gaining a stability of metal wires with better step coverage, and enhancing the reliability on semiconductor element.

5 Claims, 3 Drawing Sheets

METHOD FOR FILLING CONTACT HOLES WITH METAL BY TWO-STEP DEPOSITION

This is a continuation of U.S. application Ser. No. 07/964.362 filed Oct. 21, 1992, now abandoned.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a method for filling contact holes with metal in the process steps to fabricate highly-integrated semiconductor device, and more particularly, to a method for filling the contact holes with two-step deposition of the selective tungsten thin films to minimize their surface topography, thus achieving better step coverage of the metal layer.

2. Description of the Prior Art

Generally, as the contact size in semiconductor device is reduced, the aspect ratio of the contact hole becomes larger and as a result, metal with poor step coverage causes the 20 reliability problem to the semiconductor device. To resolve this matter, chemical vapor deposition (CVD) method is attractive for filling the inside of contact holes with selective tungsten thin films, thus better improving the step coverage of metal layer. The CVD process, however, has a trouble- 25 some problem associated with the difference of surface topography in contact holes. In the case of filling the contact holes with the highest surface topography with the selective tungsten thin films, the films become overgrown at the contact holes with rather lower surface topography and 30 circuit failure may result between metal wires. To avoid such disadvantage, it is inevitable for the holes with the lowest surface topography to be filled in the first place. Consequently, the aspect ratio of contact holes with the highest step coverage cannot be significantly improved and 35 this unfavorable situation is expected to continue thereafter, as the semiconductor elements become highly integrated and

It is a principle object of the present invention, therefore, to provide a contact-filling method, in which the selective tungsten thin films are deposited in two steps, thus maximizing the contact filling with tungsten, gaining a stability of metal wires with better step coverage, and enhancing the reliability on semiconductor elements.

The above-said objective should be construed as only one of many possible through the utilization of a few of the more practical and important features and applications of the invention. Many other beneficial results can be obtained by applying the disclosed invention in a different manner or modifying the invention within the scope of the disclosure. Accordingly, other objectives and a fuller understanding of the invention may be had by referring to both the summary of the invention and the detailed description, below, which describe the preferred embodiments and describe the scope of the invention defined by the claims, whose summary and description should be considered in conjunction with the accompanying drawings.

SUMMARY OF THE INVENTION

In order to prevent the metal layers from having poor step coverage due to the difference of surface topography in contact holes, the present invention is characterized by the fabrication steps as set forth hereunder:

As a first step, a field layer, a junction layer, and a gate 65 electrode are formed on the upper part of silicon substrate, respectively. After depositing the first insulating layer over

the upper part of the whole structure, the areas predetermined for the establishment of contact holes on the first-stage insulating layer are removed to form the first contact hole while both the junction layer on the lower part and the gate electrode are exposed;

The second step is to completely fill the contact holes with metal layers and the patterns of conductive layer is formed on the part of the first insulating layer isolated from said metal layers;

The third step is to form the second insulating layer on the upper part of the whole structure, whereby the areas prearranged for the establishment of contact holes on the second insulating layer are removed to form the second contact hole while both the metal layer on the lower part of the first contact hole and the patterns of conductive layer are exposed;

The last step is to fill the second contact hole with metal layers which is connected to the lower part of metal layer and the patterns of conductive layer.

The more practical and important features of the present invention have been outlined above in order that the detailed description of the invention which follows will be better understood and that the present contribution to the art can be fully appreciated. Additional features of the invention described hereinafter also form the subject matter of the claims of the invention. Those skilled in the art can appreciate that the conceptions and the specific embodiments disclosed herein may be readily utilized as bases for modifying or designing other structures for carrying out the same purposes as those of the present invention. Further, those skilled in the art can realize that such modified or newly-designed other structures do not depart from the spirit and scope of the invention as set forth in the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a fuller understanding of the nature and object of the invention, reference should be made to the following Detailed Description of the Invention in conjunction with the accompanying drawings, a brief description of which drawings follow:

FIG. 1A and FIG. 1B are cross-sectional views illustrating that the contact holes in larger depth are unfilled due to the difference of their surface topography when they are formed in accordance with the prior art, and the selective tungsten thin films are deposited into the contact holes in a predetermined thickness;

FIG. 2A through FIG. 2D are cross-sectional views illustrating that contact holes are formed in two step in accordance with the process steps of the present invention and two-step deposition is made available by the selective tungsten thin layers.

The respective reference numerals noted in the detailed description of the invention below refer to the respective reference numerals relating to the pertinent drawing pairs and found as applicable throughout the several views of the drawings.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1A is a cross-sectional view for fabricating the device with the following process steps. A field oxide layer 3 is deposited on the surface of silicon substrate 1 to give isolation region among the elements, and a N+ or P+ junction layer 2 is formed on the silicon substrate. Next, after growing a gate oxide layer 4. a polysilicon is formed

as a gate electrode 5. The first insulating oxide layer 6 is deposited on the upper part of the whole structure, and a polysilicon 7 for wiring is formed on the areas predetermined for the establishment of contact holes. Next, after depositing the second insulating oxide layer(8) on the upper part of the whole structure, the pattern process using a photoresist film is employed to form the contact holes at the predetermined areas between the first insulating layer 6 and the second insulating layer 8.

FIG. 1B is a cross-sectional view, as shown in FIG. 1A. 10 to illustrate that deeper contact holes 20 are unfilled due to the difference of their surface topography, when the contact holes 20 are formed in accordance with the prior art and the selective tungsten thin films are deposited to the shallowest holes

FIG. 2A through FIG. 2D are cross-sectional views illustrating that the contact holes are formed in two steps in accordance with the process steps of the present invention and the two-step deposit is made available by the selective 20 tungsten thin layers.

FIG. 2A is a cross-sectional view for fabricating the device with the following process steps. After growing a field oxide layer 3 and a gate oxide layer 4 on the silicon substrate 1. a N+ or P+ junction layer 2 is formed. A gate electrode 5 is formed on the upper part of a gate oxide layer 4, and the first insulating oxide layer 6 is deposited on the whole structure. The prior art covers the above process steps. In the next process, a photoresist film is used to form the contact pattern mask, the first insulating oxide layer 6 exposed hereto is etched by wet and/or dry etching, and the first contact hole 36 is formed while the gate electrode 5 and N+ or P+ junction 2 are exposed.

FIG. 2B is a cross-sectional view illustrating that the first contact hole 30, as fabricated in FIG. 2A, is filled with the selective tungsten thin films 9 by the CVD method. The selective tungsten thin films 9 fill the first contact hole 30, the selective films are overgrown appropriately to prevent misalignment with a second contact hole to be formed above the first contact hole.

FIG. 2C is a cross-sectional view illustrating that a polysilicon 7 for wiring is placed on the areas predetermined 45 for the establishment of contact holes on the upper part of the first insulating layer 6. After depositing the second insulating oxide layer 8 on the upper part of the whole structure, the etching by the contact pattern mask is made to the second insulating layer 8 placed on the first contact hole 30 and the polysilicon 7 for wiring to form a second contact hole 40 over each of the first contact hole and the polysilicon 7.

FIG. 2D is a cross-sectional view illustrating that the second contact hole 40 above the first contact hole 30, as fabricated in FIG. 2C, is almost filled by the CVD method with selective tungsten thin films 10 in contact with the selective tungsten thin films 9 of the first contact hole 30, and that the second contact hole 40 above the polysilicon 7 is simultaneously almost filled with selective tungsten thin films 10 by the CVD method.

As described above, the object of the present invention is to provide a method for filling the contact holes which have 65 a rough surface topography with metal layers, in which, the first insulating oxide layer is provided. The tungsten thin

films are deposited in the first contact hole and on the upper part, the second insulating oxide layer is formed. Next, the second contact hole is formed on the upper part of the first contact hole and on the areas predetermined for the establishment of the contact holes. Then, the second contact hole becomes almost filled with the selective tungsten thin films, thus achieving better step coverage of metal wire at the contact holes.

Although this invention has been described in its preferred forms with a certain degree of particularity, it will be appreciated by those skilled in the art that the present disclosure of the preferred forms has been effected only by way of example, and that numerous changes in the details of the construction, combination and arrangement of parts may be resorted to without departing from the spirit and scope of the invention.

What is claimed is:

1. A method for filling contact holes with metal by two-step deposition of metal layers, said method comprising the steps of:

providing a silicon substrate;

forming a field oxide layer and a junction layer and gate electrode on said silicon substrate;

forming a first insulating layer on exposed portions of the field oxide layer, the junction layer, and the gate electrode:

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said gate electrode, respectively the first plurality of contact holes having a tapered upper portion;

filling a first metal layer into the first plurality of contact holes, entirely, the first metal layer being grown over and extending slightly beyond said first plurality of contact holes;

forming a conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the conductive layer pattern, respectively and

filling a second metal layer into said second plurality of contact holes to contact the first metal layer and the conductive layer pattern, respectively.

2. A method according to claim 1, wherein the first metal layer and subsequently the second metal layer are formed by chemical vapor deposition method.

 A method according to claim 1, wherein the second metal layer filled in each of the second plurality of contacts holes has substantially equal depth.

4. A method according to claim 1, wherein the first and second metal layers are selective tungsten layers, respectively, and the first and second plurality of contact holes are filled with the first and second metal layers of the selected tungsten layers, respectively.

 $\int 5$. A method for filling contact holes with metal by a two-step deposition of metal layers, said method comprising the steps of:

providing a silicon substrate;

- forming a conductive layer pattern on the first insularing layer spaced from said first metal layer;
- forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;
- forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the conductive layer pattern, respectively and
- filling a second metal layer into said second plurality of contact holes to contact the first metal layer and the conductive layer pattern, respectively.

.

forming a field oxide layer and a junction layer and gate electrode on said silicon substrate;

forming a first insulating layer on exposed portions of the field oxide layer, the junction layer, and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said gate electrode, respectively the first plurality of contact holes having a tapered upper portion;

filling a first metal layer into entire first plurality of contact holes by one single step, the first metal layer being grown over and extending slightly beyond said first plurality of contact holes; 6. A method of forming a substrate with contact holes, said method comprising:

providing a substrate;

forming an oxide layer, a junction layer and a gate electrode on said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the junction layer, and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said gate electrode, respectively, the first plurality of contact holes having a tapered upper portion;

forming a first conductive material layer into the first plurality of contact holes, entirely, the first conductive material layer being grown over and extending slightly beyond said first plurality of contact holes;

forming a conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the conductive layer pattern, respectively; and

forming a second conductive material layer into said second plurality of contact holes to contact the first conductive material layer and the conductive layer pattern, respectively.

7. A method according to claim 1, wherein the first conductive material layer and subsequently the second conductive

material layer are formed by a chemical vapor deposition process.

- 8. A method according to claim 1, wherein the second conductive material layer filled in each of the second plurality of contacts holes has substantially equal depth.
- 9. A method according to claim 1, wherein the first and second conductive material layers comprise first and second tungsten layers, respectively, and the first and second plurality of contact holes are filled with the first and second tungsten layers, respectively.
- 10. A method of forming a substrate with contact holes, said method comprising:

providing a substrate;

forming an oxide layer, a junction layer and a gate electrode on said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the junction layer, and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said gate electrode, respectively, the first plurality of contact holes having a tapered upper portion;

forming a first conductive material layer into entire first plurality of contact holes in a continuous step, the first conductive material layer being grown over and extending slightly beyond said first plurality of contact holes;

forming a conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the conductive layer pattern, respectively; and

forming a second conductive material layer into said second plurality of contact holes to contact the first conductive material layer and the conductive layer pattern, respectively.

- 11. A method according to claim 10, wherein said steps of forming said first and said second conductive material layers comprise filling said first and said second plurality of contact holes, respectively.
- 12. A method of forming a substrate with contact holes filled by multi-step deposition of conductive layers, said method comprising:

providing a substrate;

forming an oxide layer and a junction layer on said substrate;

forming a first insulating layer on exposed portions of the oxide layer and the junction layer;

forming a first contact hole by removing a portion of the first insulating layer to expose said junction layer, the first contact hole having a tapered upper portion;

forming a first conductive material layer into the first contact hole, entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first contact hole;

forming a second contact hole by removing portions of said second insulating layer to expose the first conductive

material layer; and

forming a second conductive material layer into said second contact hole to contact the first conductive material layer.

13. A method as in claim 12, further comprising:
forming a third contact hole by removing portions of
the second insulating layer to expose the conductive layer
pattern; and

forming the second conductive material layer into the third contact hole to contact the conductive layer pattern.

- 14. A method as in claim 12, wherein said first and said second conductive material layers comprise a metal.
- 15. A method of forming a semiconductor with contact holes filled by multi-step deposition of conductive layers, said method comprising:

providing a substrate;

forming an oxide layer and a gate electrode on said substrate;

forming a first insulating layer on exposed portions of the oxide layer and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said gate electrode, the first plurality of contact holes having a tapered upper portion;

filling a first conductive material layer into the first plurality of contact holes, entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and

the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the conductive layer pattern; and

filling a second conductive material layer into said second plurality of contact holes to contact the first conductive material layer and the conductive layer pattern.

- 16. A method as in claim 15, wherein said first and second conductive material layers comprise first and second metal layers.
- 17. A method of forming a semiconductor with contact holes filled by multi-step deposition of conductive material layers, said method comprising:

providing a substrate;

forming an oxide layer and a first conductive layer pattern on said substrate;

forming a first insulating layer on exposed portions of the oxide layer and the first conductive layer pattern;

forming a first contact hole by removing a portion of the first insulating layer to expose said first conductive layer pattern, the first contact hole having a tapered upper portion;

forming a first conductive material layer into the first contact hole, filling said first contact hole entirely;

forming a second conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions of the second conductive layer pattern, the first insulating layer, and the first conductive material layer;

forming second and third contact holes of substantially equal depth by removing portions of said second insulating layer

to expose both the first conductive material layer and the second conductive layer pattern, respectively; and

forming a second conductive material layer into said second and third contact holes to contact the first conductive material layer and the second conductive layer pattern, respectively.

- 18. A method as in claim 17, wherein said first conductive layer pattern comprises a gate electrode.
- 19. A method as in claim 17, wherein said first and second conductive material layers comprise first and second metal layers.
- 120. A method of forming a semiconductor with contact holes filled by multi-step deposition of conductive layers, said method comprising:

providing a substrate;

forming an oxide layer, a junction layer and a first conductive layer pattern on said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the junction layer, and the first conductive layer pattern;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said first conductive layer pattern, respectively, the first plurality of contact holes having a tapered upper portion;

filling a first conductive material layer into the first plurality of contact holes, entirely:

forming a second conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions

of the second conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the second conductive layer pattern, respectively; and

filling a second conductive material layer into said second plurality of contact holes to contact the first conductive material layer and the second conductive layer pattern, respectively.

- 21. A method as in claim 20, wherein said first and second conductive material layers comprise first and second metal layers.
- 22. A method as in claim 20, wherein said first conductive layer pattern comprises a gate electrode.
- \[\sum_{23.} \] A method of forming a semiconductor with contact holes filled by multi-step deposition of conductive layers, said method comprising:

providing a substrate;

forming an oxide layer, and first and second regions on
said substrate;

forming a first insulating layer on exposed portions of the oxide layer and said first and said second regions;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said first and second regions, the first plurality of contact holes having a tapered upper portion;

forming a first conductive material layer into, and filling entirely, the first plurality of contact holes;

forming a conductive layer pattern on the first insulating layer spaced from said first conductive material

layer;

a to y

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first conductive material layer;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the conductive layer pattern; and

forming a second conductive material layer into said second plurality of contact holes to contact the first conductive material layer and the conductive layer pattern.

- 24. A method as in claim 23, wherein said first region comprises a junction layer.
- 25. A method as in claim 23, wherein said second region comprises a gate electrode.
- 26. A method as in claim 23, wherein said first and second conductive material layers comprise first and second metal layers.
- $\sqrt{27}$. A method of forming a semiconductor with contact holes filled by multi-step deposition of conductive layers, said method comprising:

providing a substrate;

forming an oxide layer, a junction layer and a gate electrode on said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the junction layer, and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said gate electrode, respectively;

forming a first conductive material layer into the first plurality of contact holes, entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first conductive material layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the conductive layer pattern; and

forming a second conductive material layer into said second plurality of contact holes to contact the first conductive material layer and the conductive layer pattern.

- 28. A method as in claim 27, wherein said first and second conductive material layers comprise first and second metal layers.
- 29. A method as in claim 27, wherein said first plurality of contact holes have a tapered upper portion.
- J30. A method of forming a semiconductor with contact holes filled by multi-step deposition of metal layers, said method comprising:

providing a substrate;

forming an oxide layer and a junction layer on said substrate;

forming a first insulating layer on exposed portions of the oxide layer and the junction layer;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer, the first

حیات ب

plurality of contact holes having a tapered upper portion;

forming a first metal layer into the first plurality of contact holes, entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the conductive layer pattern, respectively; and

forming a second metal layer into said second plurality of contact holes to contact the first metal layer and the conductive layer pattern, respectively.

\[\sqrt{31.} \] A method of forming a semiconductor with contact holes filled by multi-step deposition of metal layers, said method comprising:

providing a substrate;

forming an oxide layer and a gate electrode on said
substrate;

forming a first insulating layer on exposed portions of the oxide layer and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said gate electrode, the first plurality of contact holes having a tapered upper portion;

filling a first metal layer into the first plurality of contact holes, entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first metal layer:

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and

. .. ,

the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the conductive layer pattern, respectively; and

filling a second metal layer into said second plurality of contact holes to contact the first metal layer and the conductive layer pattern, respectively.

√32. A method of forming a semiconductor with contact holes filled by multi-step deposition of metal layers, said method comprising:

providing a substrate;

forming an oxide layer and a first conductive layer pattern on said substrate;

forming a first insulating layer on exposed portions of the oxide layer and the first conductive layer pattern;

forming a first contact hole by removing a portion of the first insulating layer to expose said first conductive layer pattern, the first contact hole having a tapered upper portion;

forming a first metal layer into the first plurality of contact hole, entirely;

forming a second conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the second conductive layer pattern, the first insulating layer, and the first contact hole;

forming second and third contact holes of substantially equal depth by removing portions of said second insulating layer to expose the first metal layer and the second conductive layer pattern, respectively; and

forming a second metal layer into said second and third contact holes to contact the first metal layer and the second conductive layer pattern, respectively.

y, cy y

- 33. A method as in claim 32, wherein said first conductive layer pattern comprises a gate electrode.
- holes filled by multi-step deposition of metal layers, said
 method comprising:

providing a substrate;

forming an oxide layer and a junction layer and first conductive layer pattern on said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the junction layer, and the first conductive layer pattern;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said first conductive layer pattern, respectively, the first plurality of contact holes having a tapered upper portion;

forming a first metal layer into the first plurality of contact holes, entirely;

forming a second conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the second conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the second conductive layer pattern, respectively; and

forming a second metal layer into said second plurality of contact holes to contact the first metal layer and the second conductive layer pattern, respectively.

35. A method as in claim 34, wherein said first

٠ ۱ ۱ ۲

conductive layer pattern comprises a gate electrode.

 $\sqrt{36}$. A method of forming a semiconductor with contact holes filled by multi-step deposition of metal layers, said method comprising:

providing a substrate;

forming an oxide layer, and first and second regions on
said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the first region and the second region;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said first and said second region, respectively, the first plurality of contact holes having a tapered upper portion;

forming a first metal layer into the first plurality of contact holes, to fill said first plurality of contact holes entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the conductive layer pattern, respectively; and

forming a second metal layer into said second plurality of contact holes to contact the first metal layer and the conductive layer pattern, respectively.

37. A method as in claim 36, wherein said first region comprises a junction layer.

38. A method as in claim 36, wherein said second region comprises a gate electrode.

/39. A method of forming a semiconductor with contact holes filled by multi-step deposition of metal layers, said method comprising:

providing a substrate;

forming an oxide layer, a junction layer and a gate electrode on said substrate;

forming a first insulating layer on exposed portions of the oxide layer, the junction layer, and the gate electrode;

forming first plurality of contact holes of substantially equal depth by removing portions of the first insulating layer to expose said junction layer and said gate electrode, respectively;

forming a first metal layer into the first plurality of contact holes, to fill said first plurality of contact holes entirely;

forming a conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the conductive layer pattern, the first insulating layer, and the first plurality of contact holes;

forming second plurality of contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first metal layer and the conductive layer pattern, respectively; and

forming a second metal layer into said second plurality of contact holes to contact the first metal layer and the conductive layer pattern, respectively.

40. A method as in claim 39, wherein said first plurality of contact holes have a tapered upper portion.

× ..

holes filled by multi-step deposition of conductive material layers, said method comprising:

providing a substrate;

forming an oxide layer and a first conductive layer pattern on said substrate;

forming a first insulating layer on exposed portions of the oxide layer and the first conductive layer pattern;

forming a first contact hole by removing portions of the first insulating layer to expose said first conductive layer pattern;

forming a first conductive material layer into the first contact hole, entirely;

forming a second conductive layer pattern on the first insulating layer spaced from said first metal layer;

forming a second insulating layer on exposed portions of the second conductive layer pattern, the first insulating layer, and the first contact hole;

forming second and third contact holes of substantially equal depth by removing portions of said second insulating layer to expose both the first conductive material layer and the second conductive layer pattern, respectively; and

forming a second conductive material layer into said second and said third contact holes to contact the first conductive material layer and the second conductive layer pattern, respectively.

- 42. The method of claim 41, wherein said first conductive material layer comprises a metal.
- 43. The method of claim 42, wherein said metal comprises tungsten.
 - 44. The method of claim 41, wherein said first

3, 13 7

conductive material layer comprises polysilicon.

- 45. The method of claim 41, wherein said first conductive layer pattern comprises a gate electrode.
- 46. The method of claim 41, wherein said first conductive layer pattern comprises a gate electrode overlying a gate oxide.
- 47. The method of claim 41, further comprising a junction layer on said substrate.
- 48. The method of claim 47, wherein said junction layer comprises a N+ junction layer.
- 49. The method of claim 47, wherein said junction layer comprises a P+ junction layer.
- 50. The method of claim 41, wherein said first conductive layer pattern comprises polysilicon.
- 51. The method of claim 41, wherein said first insulating layer comprises a first oxide layer.
- 52. The method of claim 41, wherein said step of forming said first contact hole comprises a photoresist process.
- 53. The method of claim 41, wherein said step of forming said first contact hole comprises a wet etch process.
- 54. The method of claim 41, wherein said step of forming said first contact hole comprises a dry etch process.
 - 55. The method of claim 47, wherein said step of

χ () Ψ

forming said first contact hole further exposes said junction layer.

- 56. The method of claim 41, wherein said first contact hole has a tapered upper portion.
- 57. The method of claim 41, wherein said step of forming said first conductive material layer comprises a CVD process.
- 58. The method of claim 41, wherein said second conductive layer pattern comprises polysilicon.
- 59. The method of claim 41, wherein said second insulating layer comprises a second oxide layer.
- 60. The method of claim 41, wherein said step of forming said second and said third contact holes comprises a photoresist process.
- 61. The method of claim 41, wherein said step of forming said second and said third contact holes comprises a wet etch process.
- 62. The method of claim 41, wherein said step of forming said second and said third contact holes comprises a dry etch process.
- 63. The method of claim 41, wherein said step of forming said second conductive material layer comprises a CVD process.
 - 64. A semiconductor device comprising:

 a semiconductor substrate having an oxide layer, a

junction layer and a gate electrode;

₹ ()

a first insulating layer overlying portions of said oxide layer, said junction layer and said gate electrode, said first insulating layer having a first plurality of contact holes of substantially equal depth over said junction layer and said gate electrode, said first plurality of contact holes having a tapered upper portion;

a first metal layer filling said first plurality of contact holes so that said first metal layer is in contact with said junction layer and said gate electrode;

a conductive layer pattern on said first insulating layer spaced apart from said first metal layer;

a second insulating layer overlying portions of said conductive layer pattern, said first insulating layer and said first plurality of contact holes, said second insulating layer having a second plurality of contact holes of substantially equal depth over said first metal layer and said conductive layer pattern; and

a second metal layer filling said second plurality of contact holes, said second metal layer in contact with said first metal layer and said conductive layer pattern.

 $\sqrt{65}$. A semiconductor device comprising:

<u>a semiconductor substrate having an oxide layer, a junction layer and a gate electrode;</u>

a first insulating layer overlying portions of said oxide layer, said junction layer and said gate electrode, said first insulating layer having a first plurality of contact holes of substantially equal depth over said junction layer and said gate electrode, said first plurality of contact holes having a tapered upper portion;

a first conductive material layer filling said first plurality of contact holes so that said first conductive material layer is in contact with said junction layer and said gate

electrode;

* 14 *

a conductive layer pattern on said first insulating layer spaced apart from said first conductive material layer;

a second insulating layer overlying portions of said conductive layer pattern, said first insulating layer and said first plurality of contact holes, said second insulating layer having a second plurality of contact holes of substantially equal depth over said first conductive material layer and said conductive layer pattern; and

a second conductive material layer filling said second plurality of contact holes, said second conductive material layer in contact with said first conductive material layer and said conductive layer pattern.

 $\sqrt{66}$. A semiconductor device comprising:

a semiconductor substrate having an oxide layer and a first conductive layer pattern;

a first insulating layer overlying portions of said oxide layer and said first conductive layer pattern, said first insulating layer having a first plurality of contact holes of substantially equal depth over said first conductive layer pattern;

a first conductive material layer filling said first plurality of contact holes so that said first conductive material layer is in contact with said first conductive layer pattern;

a second conductive layer pattern on said first
insulating layer spaced apart from said first conductive material
layer;

a second insulating layer overlying portions of said second conductive layer pattern, said first insulating layer and said first plurality of contact holes, said second insulating layer having a second plurality of contact holes of substantially equal depth over said first conductive material layer and said second conductive layer pattern; and

X () 3

a second conductive material layer filling said second plurality of contact holes, said second conductive material layer in contact with said first conductive material layer and said second conductive layer pattern.

- 67. The device of claim 66, wherein said conductive material layers comprise a metal.
- 68. The device of claim 67, wherein said metal comprises tungsten.
- 69. The device of claim 66, wherein said first conductive layer pattern comprises a gate electrode.
- 70. The device of claim 66, wherein said first conductive layer pattern comprises a gate electrode overlying a gate oxide.
- 71. The device of claim 66, wherein said first conductive material layer comprises polysilicon.
- 72. The device of claim 66, further comprising a junction layer on said substrate.
- 73. The device of claim 72, wherein said junction layer comprises a N+ junction layer.
- 74. The device of claim 72, wherein said junction layer comprises a P+ junction layer.
- 75. The device of claim 66, wherein said first conductive layer pattern comprises polysilicon.
 - 76. The device of claim 66, wherein said first

X LA G

insulating layer comprises a first oxide layer.

- 77. The device of claim 66, wherein said first plurality of contact holes are formed by a photoresist process.
- 78. The device of claim 66, wherein said first plurality of contact holes are formed by a wet etch process.
- 79. The device of claim 66, wherein said first plurality of contact holes are formed by a dry etch process.
- 80. The device of claim 72, wherein said first plurality of contact holes expose said junction layer.
- 81. The device of claim 66, wherein said first plurality of contact holes have tapered upper portions.
- 82. The device of claim 66, wherein said first plurality of contact holes are formed by a CVD process.
- 83. The device of claim 66, wherein said second conductive layer pattern comprises polysilicon.
- 84. The device of claim 66, wherein said second insulating layer comprises a second oxide layer.
- 85. The device of claim 66, wherein said second plurality of contact holes are formed by a photoresist process.
- 86. The device of claim 66, wherein said second plurality of contact holes are formed by a wet etch process.
- 87. The device of claim 66, wherein said second plurality of contact holes are formed by a dry etch process.


88. The device of claim 66, wherein said second plurality of contact holes are formed by a CVD process.

DE 7006438 v1

جه ديي پس

"PRIOR ART"

Fig. 1A



"PRIOR ART"

Fig. 1B




Fig. 2A







Fig. 2B



ogkskyse lighted

FIG. 2C





DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name; I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a reissue patent is sought on U. S. Patent No. 5,683,938 entitled METHOD FOR FILLING CONTACT HOLES WITH METAL BY TWO-STEP DEPOSITION, the specification of which is attached hereto.

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56.

I verily believe the original patent 5,683,938 is partially inoperative or invalid by reason of the patentee claiming less than at had a right to claim in the patent. One error of the original patent corrected by the present reissue application is that the independent claims of the original patent require the deposition of metal layers, whereas those skilled in the art at the time of the invention would realize that the present invention equally applies to the deposition of other conductive layers, such as polysilicon. The failure to include claims depositing conductive layers is an error that the present reissue application corrects.

er are corrected by the present reissue application arose without deceptive intent on my part as applicant.

claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign applications(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

M

Country	Application No.	Date of Filing	Priority Claimed Under 35 USC 119
Korean	91-18500	October 21, 1991	Yes

id, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or international application(s) listed below in the prior United States or international application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the Juty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the file of date of the prior application and the national or PCT international filing date of this application:

Application No.	Date of Filing	G
rappared in ito:	Date of Filing	Status
07/964,362	10/21/92	Abandoned

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Robert C. Colwell, Reg. No. 27,431 Richard T. Ogawa, Reg. No. 37,692 Roger T. Barrett, Reg. No. 41,599 Darin J. Gibby, Reg. No. 38,464 Lesley S. Craig, Reg. No. 26,578 Chad S. Hilyard, Reg. No. 40,647 William F. Vobach, Reg. No. 39,411 Scott L. Ausenhus, Reg. No. 42,271 Thomas D. Franklin, Reg. No. 43,616

Attorney Docket No.: 00939-062700US

Send Correspondence to: Direct Telephone Calls to: Roger T. Barrett (Name, Reg. No., Telephone No.) TOWNSEND and TOWNSEND and CREW LLP Name: Roger T. Barrett Two Embarcadero Center, 8th Floor Reg. No.: 41,599 San Francisco, California 94111-3834 Telephone: 303-571-4000

Full Name of Inventor 1:	Last Name KIM	First Name: SANG	Middle Name or	Initial:
Residence & Citizenship:	City: SEOUL	State/Foreign Country: KOREA	YOUNG Country of Citize KOREAN	nship.
Post Office Address:	Post Office Address: 139-26 An Am-Dong Sung buk- Gu	City: SEOUL	State/Country: KOREA	Postal Code
Full Name of Inventor 2:	Last Name: SONG	First Name: YUNG	Middle Name or WOOK	Initial:
Residence & Citizenship:	City: SEOUL	State/Foreign Country: KOREA	Country of Citize KOREAN	nship [.]
Post Office Address:	Post Office Address: 306-504, Hyundai APT., Gwang Jang Dong, Sung Dong Gu	City: SEOUL	State/Country: KOREA	Postal Code
Full Name of myentor 3:	Last Name: KIM	First Name: HUN	Middle Name or I	nıtial.
Residence & Citizenship:	City: SEOUL	State/Foreign Country: KOREA	Country of Citize KOREAN	nship:
Post Office Address:	Post Office Address: 21-34 Gu wi-Dong, Sung Dong-Gu	City: SEOUL	State/Country KOREA	Postal Code

are believed to be true; and further that these statements were made with the knowledge that willful false statements and the lake so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1	Signature of Inventor 2	Signature of Inventor 3
Kim Sang Young.	Y,W. SONG	Kom Heon Dr
SANG YOUNG KIM	YUNG WOOK SONG	HUN DO KIM
Date 16,29,1999.	Date 10, 29, 1999	Date 10.29. 1999

DE 7006489 v1

T.